適用於通訊系統之內嵌式數位訊號處理器

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：10

、訪客IP：18.189.180.244

姓名

李曉屏(Hsiao-Ping Lee ) 查詢紙本館藏

畢業系所

電機工程研究所

論文名稱

適用於通訊系統之內嵌式數位訊號處理器
(An Embedded DSP Core for Communication Applications)

相關論文

★ 低雜訊輸出緩衝器設計及USB2實體層的傳收器製作	★ 低雜訊輸出緩衝器設計及USB2實體層的時脈回復器製作
★ 應用於通訊系統的內嵌式數位訊號處理器架構	★ 應用於數位儲存示波器之100MHz CMOS 寬頻放大器電路設計
★ 具有QAM/VSB模式的載波及時序回復之數位積體電路設計	★ 應用於通訊系統中數位信號處理器之模組設計
★ 應用於藍芽系統之CMOS射頻前端電路設計	★ 具有QAM/VSB 模式之多重組態可適應性等化器的設計與實現
★ 適用於高速通訊系統之可規劃多模式里德所羅門編解碼模組	★ 應用於橢圓曲線密碼系統之低複雜性有限場乘法器設計
★ 雷射二極體驅動電路	★ 適用於通訊系統的內嵌式數位信號模組設計
★ 適用在通訊應用之可參數化內嵌式數位信號處理器核心	★ 一個高速╱低複雜度旋轉方法的統一設計架構：角度量化的觀點
★ 5Gbps預先增強器之串列連結傳收機	★ 超取樣技術之資料回復電路設計及其模組產生器

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

在本篇論文中，實現了一顆十六位元的可程式化數位信號處理器。它是專用於通訊系統應用。除了提供一般十六位元數位處理器所具備的基本指令集外，還為了特別的功能硬體設計，提供特殊指令。這使得這顆數位信號處理器更適於計算密集的應用。
我們所提出的數位信號處理器具有幾項優越的特性: 可參數化的架構，高速的效能，和低功率。我們設計了各種模組產生器以產生可變動(configurable)的資料路徑(dat apath)和可重複使用的特殊功能硬體。平行化的架構也加速了效能，在效能測試程式中兩組乘法器串聯加法器減少一半的指令週期。為了減少功率耗損，我們採用許多種低功率設計技巧，如灰碼記憶體定址法和管線分享技巧等。
這顆數位信號處理器的最大工作效能可操作在每秒100百萬指令之

摘要(英)

In this thesis, the design and implementation a programmable 16-bit Digital signal processing (DSP) processor are carried out. It is developed specifically for a communication system. Besides providing a basic instruction set, similar to current day 16-bit DSP processors, it contains unique instructions, extra architecture features and special function blocks, which make this DSP processor more efficient for compute-intensive tasks.
The proposed DSP processor has some advanced features: a parameterized architecture, high-speed performance, and low power. So various module generators are designed to generate configurable datapath and reusable special function blocks. In addition, we use high degree of parallelism to speed up its performance. The data path contains two Multiply-Accumulate units to reduce half instruction cycles in the performance benchmarks. To reduce power consumption, we use some low power designs such as gray code memory addressing, pipeline sharing techniques.
The chip was implemented in a cell-base design method using a 0.35 1P3M cell-library. The maximum performance of NCU_DSP is 100MHz.

關鍵字(中)

★ 低功率
★ 可參數化
★ 數位信號處理器
★ 通訊系統應用
★ 高速的效能

關鍵字(英)

★ communication systems
★ Digital signal processing processor
★ high performance
★ low power
★ parameterized

論文目次

Content
CHAPTER 1 INTRODUCTION1
1.1 Motivation1
1.2 Evolution of Communication DSP Processors3
1.3 Applications-Specific DSP For Communication and Embedded System5
1.4 Thesis Organization7
CHAPTER 2 ARCHITECTURE OF DSP CORE8
2.1 The Overview of NCU_DSP Architecture8
2.2 Program Address Generation Unit8
2.2.1 A Basic Operation of Program Address Generation8
2.2.2 Hardware Looping9
2.2.3 Conditional/Unconditional Branches, Calls and Returns12
2.2.4 The Analysis of Synthesis Result15
2.3 Data Address Generation Unit15
2.3.1 The Analysis of Synthesis Result19
2.3.2 Summary……………………………………………………….20
2.4 Memory Architecture20
2.5 Computational Unit21
2.5.1 Data path 21
2.5.2 Application-Specific Function Blocks23
2.6 Parameterized DSP Core23
2.7 Summary24
CHAPTER 3 INSTRUCTION SETS26
3.1 Introduction26
3.2 Design of Instruction Sets26
3.3 Instruction Types27
3.3.1 Arithmetic and Logic Operation28
3.3.2 Shifting and Comparisons28
3.3.3 Program Flow Control29
3.3.4 Special Function Instructions29
3.4 NCU_DSP's Instruction Sets vs. TIC54x's30
3.5 Summary32
CHAPTER 4 PIPELINE ARCHITECTURE OF DATA PATH33
4.1 Introduction33
4.2 Unconditional Branch Operation In The Pipeline39
4.3 Conditional Branch Instructions In The Pipeline Operation40
4.4 Pipeline Hazards43
4.4.1 Control Hazards43
4.4.2 Structure Hazards44
4.4.3 Data Hazards and Forwarding45
CHAPTER 5 LOW POWER DESIGNS48
5.1 Low Power Architecture48
5.2 Gray Coded Addressing49
5.3 Pipeline Sharing51
5.4 Variable Word Instruction Set (VLIS)53
5.5 Summary54
CHAPTER 6 CHIP IMPLEMENTATION AND SIMULATION RESULTS55
6.1 Design Flow55
6.2 Synthesis Result55
6.3 Place and Rout Result57
6.4 Benchmarks Simulation58
6.4.1 FIR Filter58
6.4.2 Square Distance60
6.4.3 Inner Hardware Looping61
6.5 Comparison61
CHAPTER 7 CONCLUSIONS63
Appendix A: Instruction Sets64
References …..………………70

參考文獻

[1] M. Kuulusa, J. Nurmi, J. Jakala, P. Ojala, H. Herranen, “A Flexible DSP Core for Embedded Systems,” IEEE Design & Test of Computers, Vol. 14, NO. 4, pp.60-68, Oct.-Dec., 1997.
[2] J. Nurmi, J. Takala, “A New Generation of Parameterized and Extensible DSP Cores,” IEEE Workshop Procs. on Signal Processing Systems, pp. 320-329, Nov., 1997.
[3] A. Gierlinger, R. Forsyth, E. Ofner, cGepard: “A Parameterisable DSP Core for ASICS,” ICSPAT, pp. 203-207, 1997.
[4] J. Nurmi, J. Takala, “A New Generation of Parameterized and Extensible DSP Cores,” IEEE Workshop Procs. on Signal Processing Systems, pp. 320-329, Nov., 1997.
[5] I. Verbauwhede and M. Touriguian, "A low power DSP engine for wireless communications," Journal of VLSI Signal Processing Systems, vol. 18, no.2, Feb. 1998
[6] Keshab K. Parhi, VLSI Digital Signal Processing Systems : Design and Implementation, Wiley-Inteerscience, 1999.
[7] "DSP1618 digital signal processor," AT&T Data Sheet, Feb. 1994.
[8] TEXAS INSTRUMENTS, TMS320C54x User's Guide
[9] M. Alidina, G. Burns, C. Holmqvist, E. Morgan, and D. Rhodes, “DSP16000: A
high performance, low power dual-MAC DSP core for communication applications, ” in Proceedings of IEEE Custom Integrated Circuits Conference, pp. 119-122,1998.
[10] B. W. Kim, J. H. Ynag, C. S. Hwang, Y. S. Kwon, K. M. Lee, I. H. Kim, Y. H. Lee, C. M. Kyung, “MDSP-II: A 16-Bit DSP with Mobile Communication Accelerator,” IEEE Journal of Solid-State Circuits, Vol. 34, NO. 3, pp. 397-404, March, 1999.
[11] M. Morris Mano, Computer System Architecture, Prentice- Hall, 1993.
[12] P. Lapsley, J. Bier, A. Shoham, E. A. Lee, DSP Processor Fundamentals, IEEE
Press, 1997.
[13] T. Burd and R. Brodersen, “Processor design for portable systems,“ Journal of
VLSI Signal Processing, Vol. 13, Nos. 2/3, pp. 203-222, Aug./Sept. 1996.
[14] Y. T. Chen, "Embedded DSP Module generators for Communication System,"
Dep. Elec. Eng., National Central University, Taiwan, June,2001.
[15] J. L. Hennessy, D. A. Patterson, Computer Organization & Design: The Hardware/Software Interface, 2 nd edition, Morgan Kaufmann Publishers, 1998.
[16] J. Hennessy, D. Patterson, “Computer Architecture A Quantitative Approach,” 2nd edition, Morgan Kaufmann Publishers, 1996.
[17] C. Su, C. Tsui, and A. Despain, “Low-Power Architecture Design and Compilation Techniques for High-Performance Processors,” pp. 489-498, Comp con. 1994.
[18] Su, C.-L.; Tsui, C.-Y.; Despain, ”Saving power in the control path of embedded processors,” IEEE Design & Test of Computers , Volume: 11 Issue: 4 Page(s): 24 -31, Winter 1994
[19] A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Chapter 7, pp. 225-228, 1995.

指導教授

周世傑(Shyh-Jye Jou)

審核日期

2001-7-6

推文